

WHAT IS CLAIMED IS:

1. A system comprising:
a first logic circuit configured to receive one or more logic circuit input signals and to generate a logic circuit output signal; and
a multiplexer configured to receive the logic circuit output signal and one or more additional signals as multiplexer input signals, wherein the multiplexer is configured to receive a select signal that controls the multiplexer to select one of the multiplexer input signals to be provided as a multiplexer output signal; wherein when the select signal controls the multiplexer to select the logic circuit output signal as the multiplexer output signal, the first circuit operates in a first mode, and when the select signal controls the multiplexer to deselect the logic circuit output signal as the multiplexer output signal, the first circuit operates in a second mode.
2. The system of claim 1, wherein the second mode comprises a power-saving mode.
3. The system of claim 1, wherein when the first logic circuit operates in the second mode, the logic circuit output signal contains fewer data transitions than when the first logic circuit operates in the first mode.

4. The system of claim 3, wherein when the first logic circuit operates in the second mode, the logic circuit output signal contains no data transitions.

5. The system of claim 1, wherein the first logic circuit operates according to a first truth table in the first mode and according to a second truth table in the second mode, and wherein the first truth table is not identical to the second truth table.

6. The system of claim 1, wherein the first logic circuit functions as an XOR gate in the first mode.

7. The system of claim 1, wherein the first logic circuit functions as an XNOR gate in the first mode.

8. The system of claim 7, wherein the multiplexer is configured to invert the logic circuit output signal when the first logic circuit is selected.

9. The system of claim 1, wherein the multiplexer is configured to receive only 2 multiplexer input signals.

10. The system of claim 1, wherein the multiplexer is configured to receive more than 2 multiplexer input signals.

11. A method comprising:

providing a first logic circuit configured to receive one or more logic circuit input signals and to generate a logic circuit output signal;

providing a multiplexer configured to receive the logic circuit output signal and one or more additional signals as multiplexer input signals, wherein the multiplexer is configured to receive a select signal that controls the multiplexer to select one of the multiplexer input signals to be provided as a multiplexer output signal; and

operating the first logic circuit in a first mode when the first logic circuit is selected by the multiplexer and operating the first logic circuit in a second mode when the first logic circuit is deselected by the multiplexer, wherein the operation of the first logic circuit is different in the first and second modes.

12. The method of claim 11, wherein the second mode comprises a power-saving mode.

13. The method of claim 11, further comprising reducing data transitions in the first logic circuit in the second mode, as compared to the first mode.

14. The method of claim 13, further comprising eliminating data transitions in the first logic circuit in the second mode.

15. The method of claim 11, operating the first logic circuit according to a first truth table in the first mode and according to a second truth table in the second mode, wherein the first truth table is not identical to the second truth table.

16. The method of claim 11, operating the first logic circuit as an XOR gate in the first mode.

17. The method of claim 11, operating the first logic circuit as an XNOR gate in the first mode.

18. The method of claim 17, inverting the logic circuit output signal when the first logic circuit is selected.

19. The method of claim 11, controlling the multiplexer to select from only 2 multiplexer input signals.

20. The method of claim 11, controlling the multiplexer to select from more than 2 multiplexer input signals.